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Analysis and Design of a Current-Driven 
Two-Inductor ZCS Low d i D / d t  
Full-Wave Rectifier 
Albert0 Reatti, Member, IEEE 
Abstract- An analysis and experimental verification of a 
current-driven two-inductor zero-current-switching (ZCS) low 
d i n  / d t  full-wave rectifier are given. The design equations are 
derived using the time-domain analysis and Fourier series 
technique. The rectifier operates as a full-wave rectifier with two 
diodes and a one-secondary winding transformer overcoming 
the limitations of class D current-driven full-bridge and 
center-tapped rectifiers and preserving their advantages. The 
rectifier operates with lower conduction losses than the center 
tapped rectifier. Moreover, the diodes turn on at zero d i D / d t ,  
low d u o l d t ,  and turn off at low d i D / d t .  As a consequence, 
switching losses are reduced and this rectifier is suitable for 
a high-frequency and high-efficiency operation. Integrated 
inductors can be used to reduce the size, volume, and cost of 
the circuit. A breadboard of the rectifier was designed and 
tested for a constant output voltage VO = 12 V, and an output 
current IO ranging from no-load to 12 A. The rectifier was 
driven by an off-line ac-ac converter operated at an input rms 
voltage varying from 176-270 V and a minimum frequency 
of 550 kHz. The predicted results are in good agreement with 
those measured. A full-load efficiency of 89.4% was achieved 
for the entire ac-dc converter. 
I. INTRODUCTION 
HE INCREASING demand of high-power density dc-dc T converters has necessitated the development of new con- 
verter topologies which can be operated at high-frequencies 
with high efficiencies. This can be achieved if switching losses 
are removed or drastically reduced. Some inverter topologies 
allow for nearly zero-losses transitions of the switches, e.g., 
class E and class D resonant inverters and can be operated 
with very high efficiencies, e.g., 7 = 96% as high-frequency 
dc-ac inverters [ 11-[ 131. These inverters have also been used 
as sinusoidal current and voltage sources driving class D and 
class E rectifiers to assemble high-frequency dc-dc converters 
[11]-[25]. The overall efficiency of a dc-dc converter highly 
depends on the rectifier circuit (including the transformer 
coupling the inverter and the rectifier) [ 191-[22] and is mostly 
affected by conduction and switching losses of the diodes. 
If class E rectifiers are used [15]-[25], switching losses are 
reduced because the diodes turn on with low d v D / d t  and 
turn off at zero current with low d v o l d t  and limited d i D / d t .  
Both class D and class E bridge rectifiers provide a full-wave 
rectification and require a simple transformer with only one 
secondary winding. However, two diodes are simultaneously 
Manuscript recaved May 18, 1995, revised September 12, 1995. This paper 
The author is with the Department of Electronic Engineering, University of 
Publisher Item Identifier S 1057-7122(96)06849-3 
was recommended by Assoclate Editor M K Kazimierczuk. 
Florence, 50139 Florence, Italy 
ON during each half-period. This results in high power losses 
at a high-output current operation. Moreover, voltage drops 
on the diodes makes the full- bridge rectifiers unusable for 
low-output voltage applications. Diode conduction losses are 
reduced using class D and class E center-tapped rectifiers. 
However, the transformers in these circuits have two secondary 
windings which are not efficiently used because the current 
flows in each secondary winding only for one-half of the 
switching period. The class E full-wave rectifier [19]-[22] is 
another rectifier circuit which can be operated at high fre- 
quencies but requires two transformers with both the primary 
and the secondary windings connected in series and, therefore, 
results in a higher number of components and increased cost 
than other rectifier circuits. 
The purpose of this paper is to present an analysis and 
experimental results for a current-driven two-inductor ZCS 
low d i o l d t  rectifier shown in Fig. l(a). This circuit operates 
as a full-wave rectifier with nearly zero switching losses. 
Therefore, its operating frequency is not limited in the range of 
tens of kilohertz such as in PWM source driven two-inductor 
rectifiers [26]-[32]. Moreover, conduction losses and output 
ripple are lower than in the half-wave class E zero-current 
switching rectifier [22]-[25]. As a result, the current-driven 
two-inductor rectifier can be operated at hundreds of kilohertz 
and is suitable for high-power density applications. 
Other advantages of the current-driven two-inductor ZCS 
low 
0 
0 
0 
0 
d i o / d t  rectifier are as follows: 
The flux density in the transformer is sinusoidal with no 
dc component, resulting in a full utilization of the core 
hysteresis loop and in a size reduction of the transformer 
core. 
A transformer with only one secondary winding is needed. 
Because of this, a larger winding area than in a center- 
tapped rectifier with the same turns ratio is available in 
the transformer of the two-inductor rectifier. Therefore, 
strand and Litz wire winding can be used also on small 
core transformers. This allows for a significant reduction 
of the winding parasitic resistances at high operating 
frequencies. Moreover, the primary and secondary side 
currents are sinusoidal and only the winding ac resistance 
calculated at the rectifier operating frequency contributes 
to the power loss in the windings. 
The transformer leakage inductance is lower than in 
center-tapped rectifiers, and the asymmetrical operations 
due to the different flux linkage are prevented. 
A high-frequency operation of the rectifier allows the 
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standard requirements on output voltage ripple to be 
satisfied by using small-volume inductors and capacitors. 
0 The rectifier operates as an impedance inverter and, 
therefore, is suitable for applications with class E and 
class D series resonant inverters. 
The rectifier description and principle of operation are 
given in Section 11. Section I11 contains the time-domain anal- 
ysis and equations for the rectifier steady- state operation. 
Section IV shows a design example and experimental veri- 
fications of a current-driven two-inductor rectifier operated at 
an output power Po = 144 W and an output voltage VO = 12 
V regulated over the entire line voltage range and from no-load 
to full load. An off-line bridge rectifier with a filter capacitor 
and a class D series resonant inverter operated at a minimum 
switching frequency of 550 kHz and at a dc voltage ranging 
from 240-3 15 V were used as a current source for the rectifier. 
A maximum efficiency 7 = 89.4% was achieved at full load 
for the entire ac-dc converter. It is shown in Section V that 
the two rectifier inductors can be integrated onto one core to 
reduce the circuit volume, and cost. 
11. OPERATION OF THE RECTIFIER 
A schematic circuit of the current-driven two-inductor ZCS 
low d i D / d t  full-wave rectifier is shown in Fig. l(a). The 
rectifier is driven by an ideal sinusoidal current source with 
i = I, sin wt (1) 
where I ,  is the current amplitude. w = 27rf is the current 
angular frequency, and f is the rectifier operating frequency. 
The rectifier consists of a single secondary winlng trans- 
former with a turns ratio n, two &odes D1 and D z ,  two 
inductors L1 and Lz ,  and a filter capacitor Cf. Resistor 
RL is the dc load resistance. An equivalent circuit of the 
rectifier is shown in Fig. l(b). The transformer magnetizing 
and leakage inductances, the core and winding equivalent 
resistances as well as the layer-layer, winding-to-core, and 
priinary-to-secondary stray capacitances are neglected. The 
equivalent series resistance (ESR) of capacitor C f  is also 
neglected and the capacitance of C f  is assumed to be large 
enough so that output voltage Vo is ripple free. 
Fig. 2(a)-(d) and (e)-(h) shows the four topological modes 
the rectifier circuit goes through during one switching period 
when operated at a diode on duty cycle D in the range 0 
5 D < 0.5 and 0.5 5 D < 1, respectively. The steady-state 
operation voltage and current waveforms for 0 <_ D < 0.5 and 
0.5 5 D < 1 are depicted in Fig. 3(a) and (b), respectively. 
In the two-inductor rectifier, the single output inductance 
of a center-tapped rectifier is replaced by two separate induc- 
tances. This involves a cost penalty but does not significantly 
affect the size of the circuit because the total energy storage 
of inductances L1 and L2 is nearly the same as in the single 
inductor of a center-tapped rectifier. Moreover, this circuit can 
be operated at high frequencies and the inductor and capacitor 
volumes are reduced. 
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Flg 1 Two-inductor ZCS low d r D / d t  full-wave rectifier (a) Schematic 
circuit. (b) Equivalent circuit 
A. Operation at 0 5 D < 0.5 
when voltage 
Q D ~  becomes zero. During this interval D1 is ON and D2 
is OFF, the current through LZ is iLz = -ni, the voltage 
across L1 is U L ~  = -Vo, and the current through L1 
decreases linearly with a slope -Vo/L1 and an initial value 
i ( 4 )  = nIm sin 4. Diode D1 current is z ~ 1  = 2 1 ; ~  - ni, 
increases starting from zero, reaches its maximum value, and 
then decreases to zero. Current i ~ 1  is that of the transformer 
secondary side before diode DI turn on and d i L l / d t  = 
dni/dt at w t  = 4. As a result, we have d i D l / d t  = 0 a 
low d v D l / d t  when D1 turns on. The voltage across D2 is 
V D ~  = - v ~ 2  - VO = -nwL21m cos w t  - VO and reaches 
its maximum absolute value VD, during this interval. This 
mode ends at wt = 4 + 27rD when i ~ 1  becomes zero and 
D1 turns off. 
The second topological mode begins at wt = 4 + 27rD. 
Both D1 and D2 are OFF during this interval, the transformer 
secondary side current flows through L1 and L2 and i~~ = 
- i ~ 2  = ni. Therefore, the current through L2 is still sinusoidal 
and inductor L1 voltage is vL1 = nwLII,  cos wt. The reverse 
voltages across D1 and D2 are vol = VO + v ~ 1  and vD2  = 
Vo + V L Z ,  respectively. Voltage V D ~  abruptly increases from 
0 to a finite value at the beginning of the second topological 
mode. However, diode current has a limited d i D / d t  at diode 
D1 tum off. Voltage 'uD2 still decreases and becomes zero at 
wt = 4 + 7r ending the second topological mode. 
The first topological mode begins at wt = 
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Fig. 2. Equivalent (circuits of the two-inductor ZCS low d a D / d t  full-wave rectifier for various intervals. (I) Operation at 0 5 D < 0.5. (a) D1 ON and 
Dz OFF. (b) Di OFF and Dz OFF. (c) D1 OFF and Dz ON. (d) Di OFF and D2 OFF. (11) Operation at 0.5 5 D < 1: (e) D1 ON and Dz ON. 
(f) D1 ON and Dz OFF. (g) DI ON and DZ ON. (h) D1 OFF and DZ ON. 
The third topological mode begins at w t  = $+T when diode 
D2 turns on. The voltage across L2 is U L ~  = -V& that is, the 
same value assuined by u ~ l  during the first topological mode. 
The current through L2 linearly decreases with a negative 
slope -Vi/& starting from nIm sin 4. The current through 
D2 is i~~ = i ~ 2  - ni and i ~ 2  and i D z  are shaped as i~~ and 
i ~ 1  during the first topological mode. Voltage U 0 1  = uL1+ vo 
reaches its maximum value VDM during this interval and then 
decreases. Current i ~ 2  reaches zero at w t  = 4 + 27rD + 7r ,  Dz 
turns off, and the third topological mode ends. 
The fourth topological mode begins at w t  = 4 + 27rD + 7r. 
As in the second topological mode, inductor currents are 
i ~ 1  = -iL2 = ni, both diodes D1 and D2 are OFF, 2102 is 
shaped as 2101 during the second topological mode. Voltage 
U D ~  decreases to zero at ut = 4 + 2~ ending the fourth 
topological mode and the switching period. 
B. Operation at 0.5 5 D < 1 
As for the operation at 0 5 D < 0.5, the first topological 
mode begins with diode D1 turn-on at w t  = 4 with d i D l / d t  = 
0. During the first topological mode current Z D I  = i ~ 1  - ni 
increases, the transformer secondary voltage is V S  = 0 because 
both D1 and 0 2  are ON, inductance voltages are wL1 = U L ~  = 
-Vi, and both i ~ 1  and 2 ~ 2  linearly decrease with a slope 
148 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS--I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 43, NO. 9, SEPTEMBER 1996 
v s  
ID1 
'DI 
'DZ 
D2 
1 
1 
L1 
' L2 
L2 
Fig. 3. Voltage and current waveforms in the two-inductor ZCS low d z D / d t  full-wave rectifier. (a) For 0 5 D < 0.5. (b) For 0.5 5 D < 1. 
given by -Vo/L. Current io2 decreases and reaches zero at 
w t  = q5 + n(2D - 1) ending the first mode. 
The second topological mode begins with diode D2 turn- 
off. Current io1 increases, reaches its maximum value IDM 
during this interval, and then decreases. Current i ~ 1  continues 
to linearly decrease because L1 voltage is still v ~ 1  = -VO. 
Since D2 is OFF, we have i ~ 2  = -nz. Voltage 2102 abruptly 
increases from zero to its maximum absolute value VDM at 
the beginning of this interval and then decreases according 
to V D 2  = -Vo - V L ~  = Vo - nImwL2 cos wt .  Voltage 2102 
becomes zero at w t  = 4 + n, and the second topological mode 
ends. 
At w t  = q5 + T ,  diode D2 turns on at zero d i ~ 2 l d t  and 
the third topological mode begins. The current through D2 is 
i D 2  = i ~ 2  + ni and increases starting from zero. Both D1 and 
Dz are ON and L1 and L2 voltages and currents are the same 
as in the first interval. Diode D1 current is i ~ 1  = i ~ 1 -  ni and 
becomes zero at w t  = 4 + 2nD, turning off D1 and ending 
the third topological mode. 
The fourth topological mode begins when D1 turns off. 
Since D1 is OFF and 0 2  is ON, iD2 continues to increase and 
reaches its maximum value I D M ,  i ~ 2  continues to decrease 
linearly with a slope given by -Vo/L2. Inductor L1 current 
is i ~ 1  = ni and increases with a sinusoidal waveform as 2~~ in 
the second interval. Voltage v ~ 1  reaches its maximum absolute 
value when D1 turns off, then decreases to zero at w t  = 4+2n 
ending this topological mode and the switching period. 
As shown by Fig. 3, for both the operations at 0 5 D < 0.5 
and 0.5 5 D < 1 the current and voltage waveforms of diode 
D2 are equal of those of diode D1 with a delay angle 180'. 
Also the inductor current and voltage waveforms are equal 
and 180' out of phase. This demonstrates the symmetrical 
operation of the rectifier circuit. Center-tapped rectifiers can 
result in asymmetrical operation because the two secondary 
windings of an actual transformer are not perfectly coupled 
with the primary winding and the two secondary windings 
have two different leakage fluxes. This problem is prevented 
in the current-driven two-inductor ZCS low d i o l d t  full- 
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Fig. 4. Diode D1 tun-on delay angle 4 as a function of the diode ON 
duty-cycle D. 
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wave rectifier because the transformer has only one secondary 7- 
winding. Since the diodes turn on at zero voltage with a limited 
dvD f d t  and d iD/d t  = 0 and turn off at a limited dzD f d t ,  
the waveforms of current and voltage of each diode do not 0.6 7k :::I \ overlap at diode transitions and switching losses are drastically reduced. Combination of the two rectifier inductances L1 and L2 and 
filter capacitor Cj allows the rectifier output section to operate 
as a second ordeir filter and, therefore, the ac output voltage n I 7 z 4 c 6 7 R Q i n  
0.3 
ripple can be easily limited within standard requirements for 
d c 4 c  converters and power supplies. 
Fig. 5. Diode ON duty cycle D as a function of the normalized load 
resistance R L / ~ L .  (a) D versus RL/wL over the entire range of D. (b) 
Detail of Fig. 5(a). 
111. ANALYSIS 
The analysis of the two-inductor rectifier of Fig. 1 is carried 
out under the following assumptions: 
the transformer is assumed to be ideal, that is, the winding 
resistances, ithe core resistance, the leakage inductance, 
and the parasitic capacitances are neglected. Moreover, 
the magnetizing inductance is assumed to be large enough 
so that no energy is stored in the transformer; 
diodes D1 and 0 2  are ideal, e.g., they are assumed to be 
short circuits when ON and open circuits when OFF; 
the equivalent series resistance (ESR) of filter capacitor 
Cf is assumcd to be zero and its capacitance large enough 
to neglect thie output voltage ripple; 
the rectifier has a symmetrical behavior. Therefore, it is 
assumed that L1 = L2 = L. 
The derivations are included in the Appendix and only final 
results are given in this section. The diode D1 turn-on delay 
angle is 
(2) 
Because of the rectifier symmetrical behavior the on-duty 
cycle and turn-on delay angle of diode 0 2  are D and q5 + 7r,  
respectively. Fig. 4 shows a plot of 4 as a function of D.  Phase 
4 decreases from1 180 to 90" when D rises from 0 to 1. 
sin 2xD - 27rD 
tan 4 = 
1 - cos 27rD ' 
The load resistance RL normalized with respect to the 
impedance W L  of each inductor as a function of the diode 
duty cycle D is given in (3) (see the bottom of this page). 
Fig. 5(a) shows a plot of D as a function of RLIwL over the 
entire range of D. A zoom of this plot is depicted in Fig. 5(b) 
and shows that D decreases from 0.55 to 0.33 when RLIwL 
increases from 1 to 10. This means that the rectifier can be 
operated at a limited range of D over a wide range of load. 
The amplitude of the sinusoidal primary side current is 
expressed as 
IORL 
n w L  cos 4 
VO 
nwL cos 4 
I ,  = - 
(4) - -   
and the current through inductors L1 and LZ is given by 
. IORL 
2L1 = -
W L  
-wt  + q5 + tan q5 for q5 5 w t  < q5 + 27rD 
sin w t  
for q5 + 2 x 0  (5) 
<wt<q5+27r  
and 
RL - T ( l -  cos 27rD) - _  
W L  ( 1  - cos ~ T D ) ~  + (sin 27rD - 2 ~ 0 ) ~  - 2.rr2D2(1 - cos 2xD) '  ( 3 )  
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12 
10 
D, respectively. The currents through the two inductances 
decrease as the load resistance is reduced. As a consequence, 
the rectifier is operated at a low normalized inductor current 
at high loads and the full-load efficiency of the rectifier circuit 
is increased. The currents through the rectifier diodes D1 and 1, 8 -
Io  6 Dz are 
4 
2 . IORL 
%D1 -0 W L  
0 1  2 3 4 5 6 7 8 9 1 0  -[ut - 4+n] + t a n  4 
sin w t  
(8) 
for 4 5 w t  < 4 + 2nD 
for 4 +  2nD 
-__ 
cos 4 
. l o  5 w t  < ++2n 
RL/O L 
(a) 
50 
and ILM 40 -
I O R L  
W L  
'LO2 = ~ Io 30 
20 
10 
0 
0 for 4 < w t < $ + n  
- [ w t  - 4 +n]  
sin w t  
(9) 
+ tan  4 -  ~ for 4+7r 5 w t  
0 for $ + n + 2 n D  
cos 4 
< 4 + ~ + 2 n D  
- < w t  < 4+2n 
0 2  0 4  0 6  0 8  1 
D 
(b) 
Fig. 6.  
of R L I w L  and D. (a) I L M I I O  versus RLIwL (b) I L M / I O  versus D .  
Normalized peak values of inductor current I L M l I o  as a function 
sin w t  
for 4+7r+27rD 
cos 4 
- < w t  < 4+27r 
respectively. Since 4 is greater than 90°, the maximum current 
through the inductances ILM is given by the amplitude of 
the secondary side current nl,. Combination of (3) and (4) 
yields (7) (see below). Fig. 6(a) and (b) shows the plots of 
the inductor maximum current normalized with respect of 
the dc output current I L M l I o  as functions of R L I w L  and 
respectively. The current through diode D1 reaches its max- 
imum value at w t  = 27r - 4 and the current through Dz 
at w t  = 37r - 4. As an example, the delay angle is 4 = 
127' at D = 0.45, diode D1 is ON during the interval 127" 
< w t  <289", the maximum of ' L D ~  occurs at w t  = 233O, 
diode Dz is ON during the interval 307' 5 w t  < 469', and 
the maximum of 2 0 2  occurs at w t  = 413'. Substitution of 
wt = 27r - 4 into (8) and combination of this with (2) and 
(3) yields the following expression for the maximum diode 
current 1 0 ~  normalized with respect to the dc output current 
IO shown in (10) (see the bottom of this page). The plots of 
ID&f/Io as a function of RL/wL and D are shown in Fig. 7(a) 
and (b), respectively. The diode normalized maximum current 
decreases when the load resistance decreases, that is, when the 
output current 10 increases, and ranges in a smaller interval 
than the inductor current. Fig. 7(b) shows that the current 
through the diodes becomes more and more impulsive when 
D decreases. 
JLM - 1 ~ ( 1  - COS 2 ~ 0 )  __ - -__ 
Io cos 4 (1 - COS 2 ~ 0 ) ~  + (sin 27rD - 2 ~ 0 ) ~  - 27r2D2(1 - cos 27rD)' (7) 
RL 
IO W L  
= -2 - (7r - 4 + t a n  4) 
- 2n[(4 - n)(1- cos 27rD) - sin 2nD + 27rD] 
(I - cos ~ T D ) ~  + (sin 2nD - ~ T D ) ~  - 27r2D2(1 - cos 27rD)  
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RLJwL and D. (a) . ~ D M / I o  versus RLJwL.  (b) I D M J I O  versus D. 
Normalized peak values of diode current I D M J I O  as a functions of 
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Fig. 9. Normalized values of input resistance Ri/n2RL as functions of 
RLIwL and D. (a) Rr/n2RL versus RLIwL and (b) Ri/n2RL versus 
D. 
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Fig. 8. 
RLIwL and D. (a) VDM/VO versus RLIwL. (b) VDM/VO versus D. 
Normalized peak values of diode voltage V~/onf/Vo as functions of 
The instantaneous voltages across the diodes D1 and 0 2  
are given by 
V D ,  = VO 
and 
cos w t  
-l+- 
cos 4 
cos w t  for 4 + . i r < w t < $ + r + 2 r D .  
-1+- for 4 + T + 2 r D  5 w t  < 4 + 2 r  
cos d 
for 4 5 w t  < + + T  
(12) 
The maximum reverse voltage across diode D1 occurs at 
w t  = T .  Substitution of this into (1 1) gives the diode maximum 
reverse voltage normalized with respect to the dc output 
voltage V i  as 
(13) 
1 - --1-- VDM 
VO cos 4 .  
Fig. 8(a) and (b) shows the plots of VDM/VO as functions of 
RLIwL and D, respectively. The maximum reverse voltage 
assumes high values when RLIwL tends to zero. 
The equivalent input impedance of the rectifier circuit seen 
at the transformer primary side at the operating frequency is 
determined by deriving the expressions of the input voltage 
components in phase and 90" out of phase with respect to the 
input current i = 1, sin w t .  These components are 
n 2 w L I ,  ( 2  cos qqcos f$ - 
VRi, = ~ 
?i- 
cos (4  + 2TD)l 
152 
Li 2 
n2L 
-
1.6 
1.2 
0.8 
0.6 
0 
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Fig 10 
RLIUJL and D (a) L l / n 2 L  versus RLIwL. (b) L I / n 2 L  versus D. 
Normalized values of input inductance L I / n 2 L  as functions of 
+ sin2 4 - sin2($ + 27rD)) (14) 
and 
n2wLIm 
+ 27r( 1 - D )  + sin 4 cos 4 
VX,, = ~ ( 2  COS $[sin ($ + 27rD) - sin 41 
7l 
- sin (4 + 27rD) COS (4 + 27rD)} (15) 
respectively. Substitution of (4) and (14) into RI = VR,,/I~ 
gives the rectifier input resistance at the transformer secondary 
side normalized with respect to the load resistance 
RI W L  
~ _ _  = [l - 3 cos2 + 2 cos $h cos (4 + 27rD) n2RL TRL 
The plot of Rl/n2RL as a function of R L / w L  is shown 
in Fig. 9(a). Since the normalized input resistance decreases 
as the load resistance increases, the rectifier operates as 
resistance inverter. Moreover, the input resistance remains 
nearly constant for a RLIwL 2 2. The plot of RI/n2RL 
as a function of D of Fig. 9(b) shows that the input resistance 
is nearly constant for 0 5 D 5 0.5. 
By definition, the rectifier input reactance at the transformer 
primary side, calculated at the operating frequency is X I  = 
WLI = VXzm/Im. Combination of this, (4) and (15) yields the 
rectifier input inductance (reactance) normalized with respect 
to inductance L (reactance X L  = wL) shown in (17) (see 
bottom of the page). 
The plots of LlIn2L as functions of RLIwL and D are 
shown in Fig. 10(a) and (b), respectively. The normalized 
input inductance ranges from 0-2 for a normalized load 
resistance increasing from 0-10, and rises from 1.6-2 for 
RL/wL varying from 1-10. 
The rectifier voltage transfer function is 
T I  
where VI,,, is the rms value of the transformer primary 
side voltage. Combination of (4), (14), (15), and (18) gives 
the voltage transfer function normalized with respect to the 
transformer turns ratio 
n H v  =T fi cos 4 ([l - 3 cos2 4 + 2 cos 4 cos (4 + 27rD) 
- sin2(4 + 27ro)12 + ((27r - D )  + 3 cos 4 sin 4 
+ sin ($ + 27rD)[2 cos 4 + cos (4 + 27rD)])z))-1/2 
(19) 
which is plotted in Fig. l l (a j  and (b) as a function of RLIwL 
and D,  respectively. The voltage transfer function remains 
nearly constant for a normalized load resistance varying from 
2-10. 
By using (3) and (4), the rectifier current transfer function 
normalized with respect to n is expressed in (20) (shown at 
the bottom of the next page) where 11 rms = I m / a  is the rms 
value of the current through the transformer primary winding. 
Plots of H,/n as functions of the normalized load resistance 
and duty cycle are shown in Fig. 12. 
The expression of rectifier transconductance normalized 
with respect to the transformer turns ratio n and inductor 
reactance W L  is derived by using (4) 
11 rms wLnGR f -
VO 
-1 
v5 cos 4 (211 
and is plotted in Fig. 13(a) and (b) versus RL/wL and D,  
respectively. The values of the rectifier design parameters are 
summed up in Table I. 
- 
X I  LI 
n2XL n2L 
- 
2n(l  - D) + cos 4 sin 4 + sin ($ + 27rD)[2 cos 4 - cos (4 + 27rD)I 
(17) - 
7r 
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Fig. 11. Normalized values of voltage transfer function nHv as functions 
of RLIwL and D. (a) n H v  versus RLlwL. (b) n H v  versus D. 
Iv. DESIGN EXAMPLE AND EXPERIMENTAL VERIFICATION 
A rectifier circuit with a maximum output power PO = 
144 W operated at a nominal switching frequency f = 550 
kHz and an output voltage Vo = 12 V regulated over an output 
current ranging from 3-100% of the maximum value lo 
was designed and experimentally tested. 
A. Design Example 
The minimum dc load resistance and the maximum dc out- 
put current are ILL ,in = V$/Po max = 144/144 = 1 R  and 
Io max = Po ,,,,/VO = 144/12 = 12 A, respectively. In a 
rectifier operated at a frequency greater than 500 kHz, Schottky 
diodes are preferred to pn diodes. To achieve low conduction 
losses the diode forward voltage drop and current must be 
low. As shown in Table I, the diode current is reduced if D 
is increased. However, the diode reverse voltage is more than 
five time greater than the output voltage at D = 0.7, that is, the 
diode should sustain a 62 V reverse voltage. Since Schottky 
diodes with a reverse voltage greater than 60 V are expensive 
and not easily available, a maximum duty cycle D,,, = 0.6 
2.5 
- Hi  
n 
1.5 
1 
0.5 
0 
0 1 2 3 4 5 6 7 8 9 10 
RL/oL 
(a) 
3 1  " " " ,  ' 1  
2.5 - 
2 -  - H i  
1.5 
1 
0.5 
0 
0 0 2  0.4 06 0.8 1 
D 
(b) 
Fig. 12. Normalized values of current transfer function H, /n  as functions 
of RLIwL and D. (a) H , / n  versus RLJwL.  (b) H , / n  versus D. 
was chosen. From (10) and (13), the maximum current and 
voltage of diodes are calculated as IDM = 1.49 10 = 
17.88 A, and VDM = 3.61 VO = 43.32 V, respectively. From 
(3), we have RL ,in/wL = 0.6 at D = 0.6 which allows the 
values of the two inductances to be calculated as L1 = LZ = 
L = RL min/0.6 w = (0.6 x 27r x 500 x 103)-1 =530 nH. 
Equation (16) gives the minimum normalized input resistance 
as R, min/n2RL ,in = 0.81. The minimum input resistance at 
the terminals of the transformer secondary side is R;s ,in = 
R, ,in/n2 = 0.81 x RL ,in = 0.81 R. The maximum current 
through inductors and transformer secondary winding is given 
by I ,  = (2Po max/R,s min)0.5 = (288/0.81)0.5 = 18.85 A. 
B. Experimental Verification 
A breadboard of the ac-dc converter shown in Fig. 14 was 
assembled to test the two-inductor rectifier. The rectifier circuit 
was driven by an ac-ac converter supplied by an ac line 
voltage Vac with an rms voltage ranging from 160-275 V and 
composed by a ac-dc bridge rectifier with a capacitive filter 
and a high frequency dc-ac series resonant inverter operated 
JZWL cos 4 - - 
RL 
7rJz(cos 2nD - 1) cos 4 - 
(1 - cos 2 7 ~ D ) ~  + (sin 2nD - 2 ~ 0 ) ~  - 27r2D2(1 - cos 27rO) 
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Fig. 13. 
RL fwL and D. (a) wLnGR versus Rr, f w L .  (b) wLnGR versus D. 
Normalized values of transconductance wLnGR as a functions of 
above the resonance frequency as a current source 1121. The 
transformer was built on a ETD39 Siemens N87 ferrite core. 
The primary side was wound with 24 turns of 60 x 0.1 
mm Litz wire and the secondary with 2 turns of 15 x 0.15 
mm copper strip. The rectifier was assembled by using two 
Motorola MBR2060 Schottky diodes. Inductors L1 and L2 
were assembled by winding 11 turns of 90 x 0.1 mm Litz wire 
on two T-50 Amidon Mix #2 iron-powder toroidal cores. Since 
this core has an inductance factor AL = 49 pW(l0Q Turns), 
an inductance L = N 2 A ~  x lo-'' = 121 x 49 x 10-l' = 
590 nH was achieved. One electrolytic Qscon 100 pF/20 V 
capacitor was used as a filter capacitor. 
Fig. 15 shows the waveforms of the voltages 'uD1 and 'us 
TABLE I 
PARAMETERS OF THE CURRENT-DRIVEN TWO-INDUCTOR 
ZCS Low d t o l d t  FULL-WAVE RECTIFIER 
across diode D1 and transformer secondary side terminals, 
respectively, measured at an operating frequency of f = 615 
kHz, an ac input voltage Vac = 160 Vrms, output voltage VO = 
12 V, and IO = 12 A. The Motorola MBR2060 Schottky diode 
data sheets give a diode parasitic capacitance of C, = 300 
pF and an inductance per leg of Lp = 40 nH, respectively. 
These parasitic components, along the two filter inductances 
and the transformer secondary side leakage inductance Ll2 
form a resonant circuit whose resonant frequency is fop = 
1/[27r(2L + 2L, + Ll2)C~l .  This resonant circuit causes the 
ringing superimposed to the ideal waveforms of 'uD1 and 
'us, resulting in the observed waveforms shown in Fig. 15. 
The parasitic oscillation could be reduced by using a printed 
circuit board and/or using snubber circuits constituted by a 
series combination of a resistance and capacitance, connected 
in parallel with the each diode as demonstrated in [15]. The 
latter solution would increase the power loss in the rectifier 
circuit and reduce the efficiency. 
Fig. 16 shows the waveforms of the voltages across diodes 
D1 and D2. The diodes were operated at a duty cycle D = 0.61 
which confirms the theoretical calculation. The measured diode 
maximum reverse voltage VDM = 57.7 V is 33.19% higher 
- -- 
590 nH 
Bndge rectifier figh-frequency class D 
wth capacihve filter senes resonant mverter 
Two-inductor rectifier 
Fig. 14. Schematic circuit of the ac-to-dc off-line converter assembled to experimentally test the two-inductor rectifier. 
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. - V, =260V 
- 
- - v, = 2 o o v  
Fig. 1.5. Waveforms, of voltage uol across diode D1 and tis across the 
transformer seconday side at an operating frequency of f = 615 kHz, ac 
input voltage Vac = 160 Vrms, output voltage Vo = 12 V, and RL = 1 R. 
Vertical: upper 20 Vldiv; lower 30 V/div, horizontal 500 nddiv. 
Fig. 16. Waveforms of voltages V D ~  and V D ~  across diodes D1 and D2 at 
an operating frequency o f f  = 61.5 kHz, ac input voltage Vac = 160 Vrms, 
output voltage VO =: 12 V, and RL = 1 R. Vertical: upper 20 V/div; lower 
4 Ndiv, horizontal ,500 ns/div. 
than the calculated VDM because of the parasitic oscillations. 
The waveforms of the output voltage ripple uoac and the ac 
component of current i ~ 1  ac through inductor L1 are shown in 
Fig. 17. The combination of the two inductances and the filter 
capacitor resulted in a peak-peak voltage ripple lower than 
90 mV (0.75% of the dc output voltage) under any operating 
condition. Current i ~ 1  ac was observed with a passive current 
probe and was nearly the same as the theoretically predicted 
shifted downwards by the inductor dc component I L ~ D C  = 
10/2 = 6 A. Since the measured maximum ac current was 
i ~ 1  ac = 11.43 A, the maximum currents through inductors 
were ILM = 17.43 A which is 2.52% lower than the predicted 
current. The measured inductor current was only 2.52% lower 
than the predicted current with a measured inductance 11.32% 
higher than that calculated. Therefore, one can conclude that 
the current through inductances is slightly affected by the 
inductance value. 
The measured results of the two-inductor rectifier are com- 
pared with the design calculations in Table 11. The calculated 
and the measured values agreed except for the maximum diode 
reverse voltage VDM which was 33.19% higher than calculated 
because of the parasitic oscillations. 
A plot of the overall ac-dc converter efficiency versus the 
ac input voltage Vac measured at an output voltage VO = 12 
V and different values of the output current 10 is depicted in 
Fig. 18(a). At a full load operation (IO = 12 A) the efficiency 
Fig. 17. 
of the current through inductor L1 at an operating frequency of f = 660 
kHz, ac input voltage Vac = 220 Vrms, output voltage VO = 12 V, and 
RL = 10,. Vertical: upper 50 mV/div; lower 8 Ndiv, horizontal 500 ns/div. 
Waveforms of output voltage ripple uo ac and ac component Z L ~  
% 
160 180 200 220 240 260 
( V I  
(a) 
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01 1 
0 2 4 6 8 1 0 1 2  
('9 IO 
(b) 
Fig. 18. 
Vo = 12 V. (a) 7 versus Vac. (b) 9 versus I o .  
Efficiency 7 as a function of Vac and 10 at an output voltage 
was never lower than 84% and reached a maximum of 88.5%. 
For an increasing Vac, the ac voltage at the transformer primary 
side, and, therefore, the output voltage Vo, were kept constant 
by increasing the switching frequency of the series resonant 
inverter. A plot of the measured efficiency as a function of 
IO at output voltage Vo = 12 V and different values of input 
voltage Vac is shown in Fig. 18(b). The output voltage VO was 
kept constant by operating the inverter at higher frequencies 
when the load resistance was increased. An efficiency 77 = 
89.4% was achieved for the rectifier when operated at 10 = 
8 A and Vac = 200 V. The converter efficiency kept nearly 
constant over the entire range of Vac and maintained higher 
than 80% for a dc output current ranging from 30-100% of 
IO max. 
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TABLE I1 
PARAMETERS OF THE CURRENT-DRIVEN TWO-INDUCTOR ZCS Low 
d i D / d t  FULL-WAVE RECTIFIER AT = 1 2  v AND RL = 1 
Parameter I Unit I Calculated 1 Measured I Deviation (“h) 
V. INTEGRATED MAGNETICS 
The two separate filter inductors represent a limitation of the 
current-dnven two-inductor ZCS low d i D / d t  rectifier because 
they contribute to increase the rectifier number of component 
and cost. A solution to this problem is to combine the two 
inductors by winding both of them on a same E core as shown 
in Fig. 19. The magnetic reluctance of the E core central leg is 
(22) 
1, R, = ~ 
pr ~o Ac 
where I ,  is the length of the central leg, pT is the core relative 
magnetic permeability, p, = 47r x Wm, and A, is the 
central leg cross sectional area. The cross sectional area of 
each outside legs of an E core is half of the cross sectional 
area of the central leg. Therefore, if an air gap with a length 
1, is introduced on each outside leg a magnetic reluctance 
is achieved for each outside leg, assuming that the fringing 
flux is negligible. If a ferrite core with a large relative pr is 
used, a short air gap yields a reluctance Re much higher than 
Re. As a consequence, flux $1 flows through the left outside 
leg, the two left parts of the core horizontal legs, and central 
leg. Only a negligible portion of $1 flows through the right 
outside leg and only a negligible part of flux $2 flows through 
the left outside leg. Therefore, the fluxes of two inductors L1 
and L2 have two separate paths and do not affect each other. 
An integrated inductor was assembled by winding 10 turns 
of a 90 x 0.1 Litz wire on a E20 Philips 3F3 ferrite core 
with 1, = 1 mm length air gap on each outside leg. The 
measured value of each inductance was L1 = L2 = L = 
615 pH. The large-signal relative permeability of a 3F3 ferrite 
is pr = 4000, the length of each vertical leg of an E20 core 
is I ,  = 16 mm, and the cross sectional area of the central 
leg is A, = 30 mm2. Substitution of these values in (22) and 
(23) yields Re = 125Rc. This allows the two inductors to 
operate independently. The experimental current and voltage 
waveforms were not significantly modified by replacing the 
two separate inductors with the integrated magnetic. The 
Fig. 19. Inductors integrated onto a single E core. 
overall converter efficiency was lower over the entire load 
and input voltage ranges and a full load efficiency q = 83% 
was measured at an rms input voltage Vac = 220 V. 
VI. CONCLUSION 
An analysis and experimental verifications of a current- 
driven two-inductor ZCS low d i D / d t  full-wave rectifier have 
been presented. This rectifier preserves major advantages of 
conventional bridge and center-tapped rectifiers and over- 
comes many limitations of these circuits because it offers a 
full-wave rectification with two diodes and a transformer with 
only one secondary winding. As in full-wave full-bridge and 
center-tapped rectifiers, the filter capacitors are small because 
they are operated at a frequency which is twice that of the input 
source. Conduction losses in the diodes are reduced because 
the average current through each diode is one-half of the 
output dc current as in center-tapped rectifiers. However, each 
inductor of the two-inductor rectifier carries one-half of the dc 
output current while the entire output current flows through 
the filter inductor of the center-tapped rectifier. As a result, 
conduction losses are lower in the two-inductor rectifiers. 
The current-driven two-inductor ZCS low d i D / d t  full- 
wave rectifier overcomes the limits of its PWM counterpart 
because the diodes turn on at zero voltage and zero current 
with zero d i D / d t  and limited d v o l d t  and turn off with a 
limited d z D / d t .  As a result, the switching losses and noise 
level are reduced and this circuit can be operated at higher 
frequencies than a PWM two-inductor rectifier, resulting in 
lower volume and weight. Moreover, the limited values of 
d i D / d t  allow switching losses to be reduced also when pn 
junction diodes are used. Since a high-frequency operation 
of the current-driven two-inductor rectifier is possible, the 
output voltage ripple is reduced by using smaller capacitances 
and inductances than in center-tapped and PWM two-inductor 
rectifiers. Finally, the current-driven two-inductor ZCS low 
d iD / d t  full-wave rectifier is compatible with high-frequency 
inverters as class D and class E series resonant inverters. 
Because of these features, the current-driven two- inductor 
zcs low d i D / d t  full-wave rectifier, is particularly suitable 
for high-frequency, high-power density applications requiring 
a low-output voltage and high-output current. 
A possible limitation of the current-driven two-inductor 
rectifier is the high number of magnetic components. This 
does not significantly affect the overall volume and weight of 
the rectifier but contributes to the cost increase of the circuit. 
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However, two inductors can be integrated onto one core and 
this problem is overcome. 
As a future work, it is recommended to evaluate the feasi- 
bility of a current-driven two-inductor rectifier with the two 
inductors and the transformer integrated onto only one core. 
APPENDIX 
DERIVATION OF DESIGN EQUATIONS 
The current through the transformer primary winding of 
Fig. 1 is given in (1). Since symmetrical behavior of the 
rectifier is assumed, the two inductances are L1 = L2 = L 
and the dc components of the currents through the diodes are 
IDIDC = ID2DC = IDC = 1012. 
1 )  Operation ut 0 5 D < 0.5: 
A. Mode I 
$ 5 wt  < 27rD + $ 
The transformer secondary current flows through inductor L1 
when D1 is OFF and, therefore, inductor current is i ~ 1  = ni = 
nIm sin wt  for 5 4. Once D1 has turned on, the voltage 
across L1 is VL1 = -VO. This gives 
VLllwt=q5 = -vo 
= n I ,  wL cos $. (24) 
Substitution of KO = RLIO into (24) yields (4). The voltage 
across inductance L1 is 
VL1  = -vo (25) 
and the current through L1 is given by 
Since diode D1 is conducting, voltage 'uD1 is zero. Combina- 
tion of (1) and (26) gives 
- - __ "O (w t  - 4) + nIm sin $ - nIm sin wt.  (27) 
WL 
Solution of d i D l / d ( w t )  = 0, which is wt = 27r - 4, yields 
the phase angle where the current through diode D1 reaches 
its maximum value. By substituting this value of the phase 
angle into (27), the expression of the diode maximum current 
is derived as 
I D M ~  = -2 - (7r - $) + nI ,  sin q5 . (28) 
Combination of (2), (4), (28), and VO = RLIO results in (10). 
[w"r. 1 
Since D1 is OFF for $ + 7r 5 wt < $ + 27r, the average 
current through diode D1 is 
$ = & f + 2 T  io,(wt) d ( w t )  
1 
27r 2wL 
($ + 27rD)' - 4' + 4nD$ 
= - { -vo 
+nIm[27rD sin $ - cos $ + cos ($ + 27rD)] . (29) I 
Substitution of Vo = RLIO and (4) into (29) yields 
5 -  7r 
- 
W L  1 - 27r2D2 - cos 27rD +tan  $[sin 27rD - 27rD]. 
(30) 
Combination of this with (2) gives (3). 
B. Mode II 
$ + 2 1 r D L w t < $ + n .  
This topological mode begins with diode D1 turn-off, both 
D1 and D2 are OFF, and L1 current is 
i ~ 1  =ni 
=nIm sin wt. (31) 
At wt = $ + 2 x 0 ,  the inductor L1 and the secondary winding 
currents are 
and 
ni(,t=++2T~ = I ,  Sin (6 + 2rD)  (33) 
respectively. Substitution of (32) and (33) into (31) yields 
V027rD -~ + n I ,  sin $ 
W L  
- nIm(sin $ cos 27rD + sin 27rD cos $) = 0 (34) 
which results in (2) if it is divided by cos $ and combined 
with (4). 
The voltages across diodes D1 and D2 are given by 
= - VO - nwLIm cos wt. (35) 
Substitution of (4) into this yields (11) and (12). 
C. Mode III 
$ + 7r 5 wt < $ + 27rD + 7 r .  
During this topological mode D1 is OFF and D2 ON, L1 
current is i~~ = ni = nIm sin wt as in the previous 
topological mode and reaches its maximum value during this 
interval because $ ranges from 90-1 80". The maximum value 
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of i~~ is nIm. Combination of Vo = R&, (3) and (4) gives 
(7). 
D. Mode IV 
During this interval both D1 and Dz are OFF and the reverse 
voltages across diodes and current through inductor L1 are 
still given by (35) and (31), respectively. Using the Fourier 
expansion, the fundamental component of the primary side 
voltage becomes 
v, = nw,(t) 
= V R , ~  sin wt  + Vx,, sin 
the amplitude of V,,, and Lkzm are given by 
(37) 
and 
(38 )  xyzm = -/r Jd nw, cos w t  d(w t )  
respectively. By using (4), the transformer secondary side 
voltage is expressed as 
1 27r 
ws = 
‘ nwLI,(cos ut + cos 4) for 4 5 wt  < 4 + 27rD 
2nwLIm cos w t  for 4+27rD 
nwLI,(cos w t  - cos 4) 
2nwLIm cos ut for q!+27rD+7r 
I w t < 4 + n  
for 4 + 7r 5 wt  
<4+Z.rrD+n 
k I wt  < d + 2 n  
(39) 
Combination of this with (36)-(38) yields (14) and (15). 
2) Operation with 0.5 < D 5 1: The expressions of the 
inductor and diode current and voltages for a rectifier operation 
with 0.5 < D 5 1 are the same as for the operation with 0 
< D 5 0.5. The transformer secondary side voltage is 
for 4 5 w t  
for 
for 4 + 7r 
< 4 + n ( 2 D  - 1) 
5 wt  < 4+7r 
nwLIm(cos  w t  + cos 4) 4 + 7r(2D - 1) lo 
< w t < 4 + 2 r i D  
nwLI,(cos w t  - cos 4) for 4 + 27rD 
Combination of (33, (37), and (40) gives (14) and (15). 
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Shan-Shan Lee and Mohammed Ismail, Senior Member, IEEE 
Abs&act- This paper presents the design of BiCMOS dy- 
namic logic circuits that are capable of full-swing operation 
from low supply voltages down to 1.5 V. Basic full-swing low- 
voltage BiCMQS cells are introduced. These include emitter- 
follower complementary n-type cell, quasi-complementary n-type 
cell and a p-type cell based on the transiently saturated full-swing 
technique. The propagation delay, power consumption and the 
full-swing capability of such cells have been studied both at the 
cell level and in a 4 b CLA design. The results clearly show 
the validity of the proposed circuits for high-speed low-voltage 
operation. 
I. INTRODUCTION 
iCMOS digital integrated circuit technology has been 
emerging due to the demand for superior performance. 
By combining CMOS and bipolar transistors, BiCMOS circuits 
exploit the advantages of both CMOS and bipolar technolo- 
gies, such as low dc power dissipation, high packing density, 
fast switching speed, and large load drive capabilities. On the 
other hand, as battery-operated portable equipment, such as 
mobile or handy phones and palm-top computers, continues 
to gain popularity, low-voltage low-power technology for 
integrated circuits is in great demand. The power consumption 
of IC’s is also limited by the increasing density of transistors 
on a single chip. Moreover, as technology is scaled down to 
sub-micron regime, the supply voltages must be reduced for 
reliability reasons [ 1 1. 
In conventional static CMOS digital circuits extra area 
is consumed to build repeated pull-up p devices after pull- 
down n devices [2]. For example, the CMOS two-input NAND 
gate consists of a pull-up section composed of two PMOS 
transistors in parallel and a pull-down section composed of 
two NMOS transistors in series, with each of the inputs 
connected to the gates of a pair of PMOS and NMOS tran- 
sistors. The area penalty associated with this can be avoided 
using dynamic techniques by replacing the pull-up (pull-down) 
circuitry with a clocked PMOS (NMOS) to precharge the 
output high (low) [3] ,  as shown in Fig. 1 in which circuit (a) 
is usually known as an n-type dynamic logic gate and circuit 
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Fig. 1. CMOS dynamic circuits. (a) Precharge-high, evaluate-low. (b) 
Precharge-low, evaluate-high. 
(b) as a p-type dynamic logic gate. However, the tradeoff is 
that CMOS dynamic circuits consume more power than static 
ones. Moreover, dynamic circuits may face charge sharing and 
race problems that circuit designers should take into account 
when encountering design of dynamic logic gates. Therefore, 
circuit design using the dynamic approach is generally more 
challenging than that using the static approach. 
Although there have been many static BiCMOS logic 
circuits for low-voltage low-power applications reported in 
[4]-[8], very limited work has been done with BiCMOS dy- 
namic circuits in general [9] and for low-voltage applications 
in particular. This paper presents new BiCMOS dynamic 
basic cells suitable for low-voltage applications. The new 
cells are capable of full-swing operation from low supply 
voltages down to 1.5 V. In the following sections, the new 
BiCMOS dynamic logic cells will be presented first, followed 
by SPICE simulations to demonstrate their performance. A 
brief comparison with BiCMOS static designs at the gate level 
is then provided. Finally, the conclusion is given. 
11. BICMOS DYNAMIC LOGIC CIRCUITS 
We start this section by a brief discussion of existing cells in 
the context of low-voltage operation then introduce the new 
cells. 
1057-7122/96$05.00 0 1996 IEEE 
